AMS Verification Engineer
Date posted - Jun 27, 2022
JOB DESCRIPTION
Review existing company designs and understand communication standards
Establish a state-of-the-art AMS verification environment
Co-develop an AMS verification plan with DSP/Digital/Analog teams from chip specification
Execute plan and debug issues with team
Develop test benches and models
Provide feedback to design teams for AMS netlist optimization
Expand and monitor AMS verification coverage and drive schedule timeliness
Assist with debug simulations for silicon bringup as necessary
Creating reports and documentation of AMS verification results and coverage
PhD/MSEE with at least 5 years domain expertise and have prior circuit design experience
Proven record of AMS verification for mixed-signal SOCs in example fields such as…
Ethernet/PCIe/MIPI
DSL/DOCSIS
802.11, GSM/LTE
Expert at one of Cadence AMS-D/Incisive/Xcelium, Mentor Symphony, Synopsys VCS-AMS
Able to model analog circuits in Verilog/Verilog-A/Verilog-AMS/SystemVerilog and adept with simulations in Explorer/Assembler
Experience in solving Analog-Digital tool interaction issues and simulation slowness
Good written and verbal communication skills
Significant plusses include experience in …
PERL, Python
UVM, UPF
Analog timing verification and .LIB generation
DSP based data communication systems design
ISO 26262 FuSa certification (SC-AFSP)